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ABSTRACT
T I-ere exists a need for a reasonably accurate
-odel for bipolar Junction powe r switching tran-
sistors whose parameters can be readily obtained
by the circuit design engineer, and which can be
conveniently incorporated irto stard,-d computer-
based ci rcuit analysis programs. This paper
p resents such a do model whose formulation results
entirely °rom measurements which may be Tade with
standard laboratory e quipment. Measurement pro-
cedures, as well as a comparison between actual
and computed results, are presented.
to those nonlinearities which may prove to be
of particular importance to power electronics
design. The approach is essentially a "black
box" approach. Of particular interest is the
fact that the formulation of this do model
results from measurements which may be made vith
standard commonly-available laboratory equipment.
Measurement procedures are discussed in detail,
a model formulation adapted for use tith
s-UPER • SCEPTRE is presented, and a comparison be-
tween actual and computer-generated results is
made.
DISCUSSION OF TkANSISTOR MODELS AND
DEVICE CHARACTERISTICS
n
-
Ie
INTRODUCTION
During the oast decade, computer-aided design
and analysis (CADA) programs have cegun to emerge
as p owerful tools for the design and analysis of
power electronic circuits. 	 In many applications
it is desirable to utilize a model for a bipolar
function power switching transistor. The degree
of accuracy requ'red of such a model, of courss,
may vary from one application to another, but in
many applications the accuracy of the desired
network simulation result is directly proportional
to the accuracv of the device model employed.
On,i example where this is true is in the simu-
lation of the voltage and current Stresses
placed on the power switching transistor itself
when it is embedced in an electronic power circuit.
The diversity of various transistor models
usually leaves open fo r decision by the circuit
design engineer the question as to which transistor
model should actually be used. When choosing a
transistor model, one is generally faced with
three trade-offs: (1) The desired accuracy of the
model in the intended region of operation; (2)
the availability, from measurements or otherwise,
of model parameters necessary ror the successful
implementation of the yodel; and ;3) the adapta-
bility of the chosen modeling approach to the
particular type of CADA program one 'wishes to
utilize.
This paper addresses the task of modeling
the nonlinear do characteristics of a power
switching transistor, paying special attention
l'h s work was supported by the National
Aeronautics and Space Administration under Research
Grant NSG-3157 to Duke University.
Because transistor models have been around
almost as long as t ransistors themselves, a great
deal nas been published on various approaches to
modelin g transistor characteristics. These various
approaches, in many cases, were developed with a
specific application in mind, be it inteyratec
circuit analysis or device development. References
1 o 7 comprise a list of sources wnich were found
to be very helpful in developing the do modeling
approach to be presented. Few of the models,
however, appear to lend themselves well to pre-
dicting the types of nonlinearities encountered
in power switching transistors, and, of the subset
that do, even fewer are readily acaptable for use
In conjunctiin with CADA programs.
Pegariless of the a p proach which is undertaken,
a common denominator among all transistor modeling
approaches is tnat various values of model para-
meters or other specific information about the
device under consideration must be made available
before the model can be successfully implemented.
One fact which is often overlooked when various
modelin g approaches are being considered is simply
that transistor characteristics vary from tran-
sistor to transistor. Therefore, no puwer tran-
sistor model, regardless of formulation, can be
expected to accurately predict the characteristics
of any transistor other than the one from which
the model parameters were obtained. The circuit
design engineer is therefore confronted with a
tradeoff. If he uses "typical" parameter values
for his rrodel, he can expect no more than a
"typical" model.	 If, however, his application
demands a more accurate characterization of a
particular device, the ease with which the
parameters for that device can be obtained becomes
of primary importance.
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Figure I. Collector craractar-.stice for ZN6354 tranaistor as (a) taken frcm cave tracer, (b) ce predieted
by simple E ere -dtoll motel, and (c) ae predicted by this modeling approach, with scale factcre
I' „E, SV/div; :., :A/di g; and :,, 50md;eteF.
Thus, the purpose of the do modeling approach
presented here is to predict, with reasorable
accuracy, the do characteristics of a power
switching transistor, and yet keep the measurement
sc heme used in the forr,;lation of the model simple
enough to allow the characterization of indi•iidual
devices in a practical manner. 	 It should be
emphasized that th i s is a do model only, and in
that sense it is not a ccmple*_e model. However,
this do model should provide a foundation upon
which to build ^ complete model including dynamic
characteristics.
Figure 1(a) is an oscillograr of the collector
characteristics of a 2`16354 transistor in its high
current region. Two important effects to be recog-
nized from this photograph are that the do current
gain hFE (or e), defined as the ratio of collector
current I C
 to Lase current IB, depends not only in
a nonlinear way on IB, but also is functionally
related to collector-emitter .cltage VCE. Observe
that these two nonlinear dependencies become more
pronounced with increasing base current levels.
The dependence of h FE on I B
 and VCE has long been
recognized. The variation of hFE with respect to
base current is often referred to as the v.ebster
e ffect [2], and the variation of hFE with respect
to VCE is often referred to as the Early effect
[g]•
Because hFE, at any point in the VCE-.,"
plane, is a func*ion not only of IB but also of
VCE, and because these relationshi p s between hFE
and i B , and between h EE and V CE , are nonlinear in
nature, the collector characteristics in the
^CE- I C plane are difficult to model accurately.
The most well known of transistor models, the
classical Ebers-Moll model [2], does not predict
the observed variation of hFE with respect to
either IB or VCE. For comoarison purposes,
Fig. 1(b) portrays a computer-generated family
of collector characteristics for this same
2'16354 transistor as predicted by a simple Ebers-
r4oil model. Also shown, Fig. 1(c), are collector
characteristics for this transistor as predicted
by the model presented in the next section.
Several variations of modified Ebers-Mall models
have been formulated taking either one or both
of the above hFE dependencies into account [3-6].
To date these modified Ebers-Moll models have
been principa;ly developed for low-power signal
transistors, and they do not lend themselves
well to predicting the type of hFE variation
occurring in power switching transistors. The
basic Ebers-Moll ,lodel has the dual advantage
of beino relatively simple to urderstand and
easy to work with; it is a modified Ebers-doll
model with which this paper is concerned.
DESCRIPTIOY OF MODiF:EO EBERS-MOLL MOCEL
AND MEASUREMENT SCHEME
The complete modified Ebers-Moll equivalent
circuit model developed in this p aper for an NPN
transistor is shown in Fig. 2. Note that the
gain of the forward dependent current generator,
controlled by the base-emitter junction diode cur-
rent IF and identified by the symbol I F , is a
function of both Io and VCE. Also included in
the model are base, collector, and eritter series
resistances RBB , , P. C C-, and REE D , respectively,
as well as the familiar pair of ideal diodes and
the reverse dependent current generator with con-
stant gain a R . Nonlinear junction capacitances CC
and CE, which are not characterized in this paper,
are shown for explanatory purposes	 This section
describes the methods by which the components of
the model are measured and characterized.
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Figure 2. Proposed modified Ebera-Na ZZ modelfor an NPh transistor.	 The nonlinear Figure 3. E--panded view of a family of three
capacitances CC and CE (shoont dashed) constant I	 co ZZeotor characteristicshave been included for expZanatory showing meoaurement of a_ri'/dYCE'pia-poses.
As previously mentioned, the nonlinear re- AIC
lationships between hFE and IB, and between hFE a
eh FE a(2)
and VCE, are difficult to characterize, simply
because any measured value of hFE in the high
es
Dividing both sides of equation (1) by I
current region is simultaneously affected by both
,
and using the results
	 equation (2), one canthe Webster and Early effects. 	 However, if one define a new constant M which is a function of I B +of these effects can be distinguished from the given by 
other effect, hFE can be characterized as having
two components; one component due to hFE variation
ah	 Al /I
	 ('C 2 	 /Iwith respect to IB (Webster effect), and one com-
M(IBI) `	 B -	 C
	 1)	 Bl	 (3)
aVponent due to hFE variation with respect to VCE CE	 CE	
V	
V
CE2 -	 CE1(Early effect).	 The technique used here is to
first characterize the Early effect and then to If one makes measurements to determine M
use the results of this characterization when over a range of values of IB, and then plots M
characterizing the Webster effect. as a function of logloIB, an approximately ex-
ponential relationship between M and 10910IB
An expanded view of a family of three constant is recognized.	 Figure 4 shows the results of
IB characteristics is shown in Fig.
	
3.	 Referring: such measurements for the 2N6354 and 2N6544
to this figure, it can be seen that for collector- transistors.
emitter voltages greater than some value of collet-
tor-emitter voltage VCE, the constant IB curves in The measured values of M and the correspond-
the VCE-IC plane can be characterized as straight ing values of logloIB are then used to find a.
lines with a slope which is dependent on the par- least squares fit to a fu,. • Ion of the form
titular value of IB under consideration. 	 Thus, for
a single IB characteristic, the slope of the
straight-line portion of the curve can be ap- M = Aexp(Blog 10 i 6 ) + C	 (4)
proximated from two points as
AI 	 IC2 - I Cl where A, B, and C are determined from the least
aVCE	 2- vCE1
	
(1).
CEG
squares fit [10].	 Depending on the shape: of the
plotted results of the Mvs.
	 logloIB measurements,
a bit of trial and error may be in order to de-
From the relationship IC = hFE IB, one may termine whether or not the inclusion of the con-
define a change in hFE for a constant IB as stantC will	 improve the overall fit.	 The
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rigura 4. measured values c,° v as a fune,icn of
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°N6644 :rrrsiaters. Vwnerical values
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results of the least-squares fit com pared with
the Treasured values are shown in Fig. 4 fcr
the ZN6354 and 2N6544 transistors.
The second ste p in characterizirg aF is then
undertaken. Frcm curve tracer measurements, values
O f hFE are ootained ove r a range of :g values and
and at a single value of VCE ' VCE1 . The only
restriction on the choice of VCE1 IS that VCE1
V CO E , so that the characterization of hFE as a
function of : B may be compatible with the straight-
line a pproximations used previously in character-
izing the Early effect.
	
:n practice, as long as
the above restriction is met, factors influencing
the choice of VCE1 are convenience and the power
limitations of the curve tracer as well as the
safe operating area of the transistor.
Because each measurement of hFE is made at a
known value of VCE - VCE1, the contribution of
the Early effect to the value of hFE at each
measurement po i nt can be calculaLed^from the pre-
ceding least-squares fit of M 3s a function of
loglole.	 In other words, the results of e0ua-
tion (4) may be used to adjust each measured
value of hEE by an amount determined by the con-
tribution of the Early effect at that particular
value of I S n I B1 and V CE - V CE1-
Fo r a pictorial explanation, the reader is
again referred to Fig. 3. Considering a single
collector characte ristic associated with IB = IEI,
the straight-line ap proximation used in character-
izing the Early effect is extrapolated backward
to the axis corresponding to VCE n 0. A measure-
ment of hFE n hFE is made at the poirt where the
extrapolated line (the dotted line in Fig. 3)
crosses this axis. The value of hF determined
in this manner is now inde pendent of VCE.
Mfr
MTTrr?7rTn7
	 y
► 	 ROMW
no
I	 '
_	 J.1111 L►111 I1L lJ ► I U 1 1 1 i I I 1 I 1 L7
•S	 .^	 •i	 -i	 -I	 0
1"l^fy
Figure 5. easwvd values of rxr as a function of
Iog 2 ^,IB along w th reou::o of pcl^nomia:
least-squares ;'i t for the fN6354 and
2N6544 transistors. 9wrer:ea: values
for the oeeffieien,a used are given in
Table 2.
In practice, it is unnecessary to actually
perform this extrapolation.	 Suppose a value of
hFE n hfEl is obtained at I 5	 Igl ar,d V CE ' VCE1-
The following steps are then performed to de-
termine hFE'
(1) Knowing I 6 I 8 , and thus l,oglolBl,
deuse e q uation (4) to	 termine M;
(2) Calculate h4  ° hFEI - 1"VCEI-
This procedure is e q uivalent to the pictorial one
described above.
The above procedure is repeated for a range
of Ig values, and hFE is plotted versus logl0:g.
The resulting plots for hF E vs- log 10 I B for the
2N6354 and 2N6544 transistors are shown it Fig.E.
Note that because of the shape of the measured
data, the function h^ E
 may be approximated
conveniently by a po ynomial in log101 5 , which is
the procedure used for this model. While the
order of the polynomial ray va ry aeoending on the
nature of the data obtained for a specific tran-
sistor, or on the degree of accuracy re wired
of *_he least squares polynomial fit [11^, it
has been found that a good fit of hF E
 as a function
of 7o9101g can usually be obtained with a poly-
nomial of degree five or less.
It should be noted that in general the
results of the curve fitting procedures pre-
viously described are valid only over the range
of values in which measurements were rade.
Attempting to utilize the model outside this range
may produce erroneous results. This fact is
evident from the left-most portion of the fitted
curve shown in Fig. 5 for the 2N6544 transistor
where the resultant mathematical function begins
`o ascend.
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The forward dependent current generator para-
meter IF can row be described as consisting of
two parts; one, a polynomial in loglpp1 8 , and two,
ar . exponential function of : 8
 multiplied by VCE.
Symbolically, this process can be :escriDed as
follows:
hFE = hf E
 + "CE
	 (5)
or	 h FE	 (a polynomial in log10I8)
+ (an exponential in 
109 10 I 8 )V CE 	 (6)
3 F
 is tren calculated from n FE as
'F (I B .Y CE )	 FE + 1	 (7)
where the symbol , F (: B . V CE ) is used as a reminder
of the functional dependence of aF on : B and VCE.
A FORTRAN subroutine was written to implement
this process, and this subroutine. to conjuncticr
with the circuit analysis program SUPER*SCEPTRE
[12], is used to calculate the value of °F at each
solution point in the transiert solution. The
FORTRAN subroutine written to evaluate IF for a
particular ZN6354 transistor appears at the bottom
of the SUPER*SCEPTRE input listing shown in Fig. 6
The remaining elererts of the transistor do
model may now be characterized. Referring to the
schematic diagram of the model shown in Fig. 2, the
two diodes are characterized by the following two
equations:
	
IF = I ES ( C 1 S'E'  -1)	 (8)
and	 IR . ICS (eJCVB,C, -1)	 (9)
The techniques used for measuring .r, oc,
I ES , and ICCS are standard, and ratter then pre-
sent^ng a detailea discussion here, the reader is
referred to Deference 6 for an excellent presen-
tation of one method for determing these param-
eters. It is necessary to note that the type of
measurement information needed for the methods of
[6] can be obtained from curve tra •,!r information,
although other reasure^en
'
schemes may be preferable
to different individuals. One difference, however,
between the measurement procedure described it
[6], and the procedure used in formulatinq the
present model involves the condition of the
collector (emitter) terminal when making base-
emitter (base-collector) measurements. The values
of .'E, 
CC , IES+ and I CS were determined under
short-circuit conditions, i.e., when measuring
the base-emitter (base-collector) junction, the
collector (emitter) terminal was short-circuited
to the base.
The value of aR is calculated from measure-
MODEL DESCRIPTION
MODEL RCA6354 (C-B-E)
UNITS-AMFS-VOLTS-OHMS-UF-UH-USEC
ELEMENTS
R9,B-Y-.114
RC,C-X-.037
RE,Z-E=.071
JBC,Y-X • DIODE EQUATION(7.401E-10,27.7)
JBE,Y-Z • DIODE EQUA7!ON(6.805E-12,36.9)
CBE.Y-Z-.O1
CBC,Y-X-.OI
JN,X-Y n FGEN(JBE,IRB.PCE)
J:.Z-Y-.89*JBC
DEFINED PARAMETERS
PCE • X1 (VCBE-VCBC+VRC+VRE)
CIRCUIT DESCRIPTION
♦fff*•ffffffA*ffffffff. f•vffffffffff♦ffffffff 1lffff
CURVE 'RACER SIMULATION CIRCUIT
•ffffffff**•fffffffffff*•fff ♦ffffffffff*f*^fffffff
JNITS-AMPS-VOLTS-OHMS-UF-UH-USEC
ELEMENTS
T1.2-14 - MODEL RCA6354
RL.3-2.2.25
J2.G-1 - TABLE 1 (TIME)
EVCC,G-3 • TABLE 2 (TIME)
OUTPLITF
J2
IEVCC, PLOT(PCETI)
FUNCTIONS
TABLE 1
O.O,lE4,0,1.001E4,.05,2E4,.05.
'.00IE4..10,3E4..10,3.001E4..15,
4E4,.15,4.00IE4,.20,5E4..20,5.00IE4,
.25,6E4,.25,6.001E4,.30,7E4,.30
TABLE 2
0.0,5E3.28.5,1E4,0,1.5E4,28.5,2E4,0,
2.5E4.28.5.3E4,0.3.SE4,28.5,4E4,0,
4.5E4,ZS.5,5E4.0,5.5E4.28.5,6E4,
0.6.5E4.28.5,7E4,0
RUN CONTROLS
STOP TIME - 7E4
MINIMUM STEP SIZE - 1.0E-20
MAXIMUM STEP SIZE n 50.0
MAX:MUM PRINT POINTS = 501
INTEGRATION ROUTINE
	 IMPLICIT
END
`**	 FORTRAN SUBROUTINE
	 ***
FUNCTION FGEN(JBE,IRBB,PCE)
REAL JBE,IRBB,M
IF (IRBB) I,l,^
1 BETA-,10
GO TO 3
2 Y•ALOG10(IRBB)
BETA=4.695-32.06*Y+4,777*Y*Y
1+5.669*Y*Y*Y+1.060*Y*Y*Y`Y
1+.06348*Y*Y*Y*Y*Y
M-1.009*EXP(l.i45*Y)+.032
BETA-BETA+M*PCE
3 ALPHA=BETA/(BETA+1.0)
FGEN=ALPHA*JBE
RETURN
END
Figure 6. input Zisting in SiFER*St.?nRF format
used to produce a *=:y o,° coZZeetor
characteristics for the 2^,176354 transistor
which was studied. Lietini ,
 inct",
 e
-yodel description, curse tracer si. ru'Lition
circuited, and FOR.Rx. sutreuti,.ne.
I %.
V
A C SOURCE	 C2
CI	
1.8, 1
tArI t
DUT
VBIAS
	
L I	 L2
'.y are 7. Teat .r{reui.t used to *ter -ne r'Ep
Rrr ,, and RCC ', with acnponent values
4, 1-L2-14.7mX; ^'I-C2-22%F. Conp.g,
 ra::on
shown ueed :o meaeure P BE, rR`F,.
-.ents in a standard manner [13]. Although the
actual value of ,R , in fact, is dependent un the
value of IB at which the measurement is taken,
the value of u R has been found to remain fairly
constant over a wide rarge of Ig, decreasing
signi f icantly only for la ,-ae values ofI B . Con-
sequently, a mid-range calculation of aq is used
as a first order approximation to the behavior
of the reverse current generator.
The r^easurement of the three series resis-
tances RBB' , RCC', and REE' presents a special
measurement problem, particularly because non-
negligible values of ap are usually measured
for power switching transistors. A measurement
scheme was devised which uti l ized the special
properties of the nonlinear capacitances CE and CC,
shown dashed in Fig. 2, norma l ly associated with
each transistor junction. Under nigh forward bias
conditions these capacitances have what initially
seems to be surprisingly high values [14]. 	 In
the case of power switching transistors, these
capacitances often measure in the hundreds of
microfarads range.
Therefore, by placing both junctions in a
condition of high forward bias, the capacitances
appear essentially as short circuits to ac voltages
and currents, thus allowing small-signal ac
measurements of the series resistances without
the effects of the ideal diodes and current gen-
erators being present. The series resistances
are determined from a series of three measure-
ments. Small-signal ac measurements at the
collector-emitter, base-col'ector, and base-
emitter terminals corres pond to values for °CC'
°EE', p BB' ' kCC', and R BB' ' R EE', respectively.
Once these valves are ..easured. the values of the
respective series resistances are determined by
solving tho resulting set of three simultaneous
linear equat i ons in three unknowns.
The test circuit shown in Fig. 7 is usea to
make these measurements with the ac signal source
,erminais labelled "A" and "B" connected to the
appropriate transistor terminals for the three
separate measurements. The purpose of the large
inductors Ll and L 2
 `s to block the ac path through
the bias supply V BIAS , while the purpose of capac-
itors C 1 and C 2
 is to insure that the ac source
is truly ac-coupled at the •.ransistor terminals.
^,'hile observing the ac current and voltage
waveforms on an oscillosco pe, VBIAS is increasec
to the point where a further increase in VBIAS
produces no observable change in the ac wave-
forms. A frequency is then found for which the
ac current and voltage wave°orms are approximately
in phase with one another. Three measurements are
then taken, one at the frequency where the ac
current and voltage waveforms are approximately
in phase, and two others at an octr.ve above and
below this fre q uency. The results of these mea-
surements, as well as other pertinent test con-
ditions, are shown ir. Tab l e 1 for the three junc-
tiors of the 2N6354.
The values of all the parameters measured
for the 2N6354 and 2146544 transistors are shown
in Table 2. It should be emohasized that these
results are for one particular transistor of
each type, and these results will rot necessarily
to valid except for the particular transistors
measured.
COMPARISON OF COMPUTED AND OBSERVED
COLLEr7OR CHARACTEPISTICS
Figure 6 is an input listing in SUPER*SCEPTRE
format for the resultant 2N6354 transistor embedded
in a circuit used to simulate a transistor curve
tracer.	 Figures 8(b),(d) errd 9(b),(d) are pre-
dicted output characteristics for the 2N6354 and
2N6544 transistors, respectively, over two differ-
ent ranges of base current which were produced
from the output of SUPER*SCEPTRE. Figures 8(a),(c)
and 9(a),(c) are oscillograms of collectcr charac-
teristics. taken from a Tektronix Type 577 curve
tracer under pulsed conditions, corresponding to
the predicted collector characteristics beside them.
From these figures, good agreement between predicted
and observed results can be seen. In order to pro-
vide more detailed comparison, the predicted re-
sults shown in Figs. 8 and 9 were not directly
produced by SUPER*SCEPTRE, which normally produces
line printer plots and tabulated output data.	 In-
stead, the tabulated output data from SUPER*SCEPTRE
was used in conjunction with another plotting rou-
tine to produce the predicted collector character-
istics on a Tektronix Type 40 1 3 graphics display
terminal.
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TABLE 1
Results of measurements of series resistances
for the 2N6354 transistor under study.
'-ase-Collector Junction Measurements
f-20kHZ
	
V 
BC, 
0.772V	 : • +9° RBB,+RCC, n0.153x.
fn4CkHz
	
V 
BC' 
0.772V	 o-0° RBB,+RCc` 0.1504.
f-8CkHz
	
V BC -0.772V	 a•-13° RBB'+RCC `O.14&,
.
Base-Emitter Junction Measuremerts
f• lOkHz
	
V 
BE* 
0.786V	 a•+g° R BB' +R EP' 0.198:
f-20kHz
	
V 
BE' 
0. 7 86.	 a*0° RBB,+REE,*0.190,:
f-40kHz
	
V 
BE' 
0.786V	 s•-6° R BB' +R EE" 0.1792
Collector-Emitter Junction veasurerrents
f• 2OkHz	 V 
BE' 
0.792V VBC=0.779V
$•+g° RCC'+REV -0.11711
f-40kfiz
	
VBC 0.803V V 
BC' 
3.783V
# n D°
R Cc , +R EE" 0.1136:
f• 80kHz	 V 
BE' 
0.793V V 
BC* 
0.778V
0*-22° RCC'+R EE" 0.110P
R BB' +RCC'
*0.15061
RBB, n 0.1146;
R 8B' +R EE" 0.190C
REE,-0.07761
RCC'+REE'*0.113:
RCC,*0.03761
Ore area where the predicted and observed
collector characteristics do not show close agree-
ment is the high current, .ow collector-emitter
vo,:ane region, where the actual collector cr;ar-
acteristics deviate most from the straight-14-.e
approximations used to characterize the Early
effect. Al po, it should be recognized that by
utilizing the curve tracer as the measurement
device, a slight tradeoff between ease and accu-
racy of measurement is introduced.
CONCLUSION
The major feature of the do model presented
he-e is that it allows the circuit design engineer
TABLE 2
Summary of model information for the 2N6354 and
2N6544 transistors urder study.
2N6354 Data Summary
R BB , • 0.114P	 RCC,•0.037:	 RFE, n 0.07762
3 E
n 36.9V -1	I 
ES' 
6.805x10
-12
 A
n27.7V -1	ICS=7.401x10'10 A
aR n0.89	 Mn 1.009exp(1.745log10IB) + 0.032
hF E
-4.695 - 32.06 ( log 10 1 8 ) + 4.777(log10IB)2
+5.699(log 10 I B ) 3 + 1.060(log10IB)4
+0.06348(log,01B)5
2!''6544 Data Summary
RBB ,=0.095:.	 RCC,'0.06 %
	 R EE" 0.090c
:E • ?O.1V
-1
	fE5*3.880xlO"11 A
aC • 29.5V
-1
	ICS* 4.990x10-10 A.
aR *0.50	 M-0.2470exp(1,c631og10:B)
h FE' 3.697 - 19.40(log 10 1 B ) - 5.371(log101B)2
-0.4697(lo910I8)3 - 0.2353(1og10I6)4
-0.04006(1og1OIB)5
to characterize the collector characteristics of
a power switching transistor from a relatively
low number of measurements which can be per'ormed
with standard laboratory equipment. Although two
separate least-squares f its are necessary to imple-
ment this approach, once computer programs have
been either located or written for this purpose,
the task becomes one of simple data substituticn.
One point which cannot be emphasized strongly
enough is the fact that no two transistors, even
of the same type, are exactly alike, and in fact,
their do characteristics may greatly differ.
Therefore, no do model can be expected to accu-
rately predict the do characteristics of a par-
ticular transistor unless the data used in im-
plementing the model  has been measured for that
particular transistor. Hence, in many circum-
stances, it is desirable to be able to charac-
terize a particular transistor quickly without the
availability of an automatic test set-up dedicated
to that purposr:. The a p proach presented here
lends itself well to that goal.
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F ure d. Collector characteristics of IC vs. 7,, with IS as a parcmetar for the 2,78354 trareistcr.
(a)-(b) ..igh current region with scale factors 7CE, Wdiv, ' Uldiv; and _a, SOmA/step.
(c)-(d) Vediwr, currer-t region, with eoale ;actors 7,,E, SV/div; I,,, .Wdiv; and IE, rA/step.
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